

IN THE CLAIMS

What is claimed is:

- 1 **1.** A method for manufacturing a semiconductor device having an insulated gate field
2 effect transistor (IGFET), comprising:
3 a first ion implantation step of implanting a first conductivity type
4 impurity to form a first conductivity type high concentration source/drain
5 shallow junction diffusion layer of a source/drain region of the IGFET using a
6 gate electrode of the IGFET as an implant prevention mask; and
7 a second ion implantation step, after the first ion implantation step, of
8 implanting a second conductivity type impurity to form a high concentration
9 second conductivity type impurity diffusion layer for the source/drain region
10 using the gate electrode as an implant prevention mask; wherein
11 the acceleration energy for the second conductivity type impurity is
12 higher than the acceleration energy for the first conductivity type impurity of
13 the first ion implantation step; and
14 an implant angle of the second conductivity type impurity with respect
15 to a direction perpendicular to a (001) or equivalent face of a silicon substrate
16 is in the range of $50^{\circ} \pm 6^{\circ}$.
- 1 **2.** The method of claim 1, wherein:
2 in the second ion implantation step, the silicon substrate is rotated
3 while the implant angle is maintained with respect to the substrate.

1 **3.** The method of claim 1, wherein:
2 the first conductivity type is n-type and the second conductivity type is
3 p-type

1 **4.** The method of claim 3, wherein:
2 the second conductivity type impurity is an indium (In) species.

1 **5.** The method of claim 3 wherein:
2 the first conductivity type impurity of the first ion implantation step is
3 an arsenic (As) species.

1 **6.** The method of claim 1, further including:
2 an annealing step of activating at least the first conductivity type
3 impurity of the first ion implantation step and the second conductivity type
4 impurity.

1 **7.** The method of claim 6, wherein:
2 the annealing step is a rapid thermal anneal.

1 **8.** The method of claim 1, further including:
2 a third ion implantation step, after the second ion implantation step, of
3 implanting a first conductivity type impurity to form another first conductivity

4 type diffusion layer at a greater depth than the high concentration second
5 conductivity type impurity diffusion layer using the gate electrode and
6 sidewalls formed on the sides of the gate electrode, as an implant prevention
7 mask.

1 **9.** A method for manufacturing a semiconductor device, comprising the steps of:
2 forming a gate electrode on the surface of a semiconductor material
3 having a cubic crystal structure; and
4 forming at least a portion of a source/drain region by implanting an
5 impurity of a first conductivity type into a semiconductor crystal cubic
6 structure at an inclination angle using the gate electrode as an implant mask
7 while rotating the substrate about a rotational axis, wherein
8 the inclination angle is greater than 15° and less than 80° with respect
9 to a direction perpendicular to the surface, and results in channeling of the
10 impurity for a majority of directions about the rotating axis.

1 **10.** The method of claim 9, wherein:
2 the semiconductor crystal cubic structure comprises silicon; and
3 the inclination angle is in the range of 50°±6°.

1 **11.** The method of claim 9, wherein:
2 the impurity of a first conductivity type has a mass greater than
3 arsenic (As).

1 **12.** The method of claim 9, wherein:

2 the impurity of a first conductivity type is a p-type impurity having a
3 mass greater than boron (B).

1 **13.** The method of claim 9, wherein:

2 rotating the substrate about a rotational axis includes a rotation type
3 selected from the group consisting of: continuous rotation and step rotation at
4 predetermined angular intervals.

1 **14.** The method of claim 9, further including:

2 the step of forming at least a portion of a source/drain region includes,
3 prior to implanting the impurity of a first conductivity type,
4 implanting an impurity of a second conductivity type with the gate
5 electrode as an implant mask to form a high concentration source/drain
6 shallow junction diffusion layer,

7 implanting the impurity of a first conductivity type forms a
8 pocket implant diffusion region for preventing punch-through in an
9 insulated gate field effect transistor comprising the gate electrode, and
10 a heat treatment step for activating the impurities of the first
11 and second conductivity type.

1 **15.** The method of manufacturing a semiconductor device, comprising:

2 forming a gate electrode over a semiconductor substrate;
3 implanting an impurity of a first conductivity type at a first inclination
4 angle with respect to a direction perpendicular to the substrate that avoids
5 substantial channeling through a crystal structure of the semiconductor
6 substrate with the gate electrode as an implant mask; and
7 implanting an impurity of a second conductivity type at a second
8 inclination angle with respect to a direction perpendicular to the substrate that
9 results in substantial channeling through the crystal structure of the
10 semiconductor substrate with the gate electrode as an implant mask.

1 **16.** The method of claim 15, wherein:
2 the semiconductor substrate comprises a cubic crystal structure with a
3 (001) or equivalent crystal face exposed to the implanting steps; and
4 the second inclination angle is in the range of $50^{\circ} \pm 6^{\circ}$.

1 **17.** The method of claim 15, wherein:
2 the semiconductor substrate comprises a cubic crystal structure with a
3 (001) or equivalent crystal face exposed to the implanting steps;
4 the first inclination angle is in the range of $7-20^{\circ}$; and
5 the second inclination angle is in the range of $38-62^{\circ}$.

1 **18.** The method of claim 15, further including:
2 the step of implanting the impurity of the first conductivity type forms

3 a high concentration source/drain shallow junction diffusion layer of a
4 source/drain region;

5 the step of implanting the impurity of the second conductivity type
6 forms a pocket diffusion region for preventing punch-through of a transistor
7 comprising the source/drain region and gate electrode; and

8 an annealing step for activating the impurities of the first and second
9 conductivity types.

1 **19.** The method of claim 15, wherein:

2 the impurity of the second conductivity type has a mass less than the
3 impurity of the first conductivity type.

1 **20.** The method of claim 19, wherein:

2 the first conductivity type is n-type; and

3 the impurity of the second conductivity type has mass greater than
4 boron (B).

5